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Abstract-This paper presents an approach to analyzing Edge Dummy
and modeling of gated-oscillator (GO) -based CDRs and D.e.te. .r G.t..
predicting their performance aspects such as jitter
tolerance (JTOL) and frequency tolerance (FTOL). It is
shown that high JTOL of this topology in addition to DD
their acceptable FTOL and flexible topology, have made
them very suitable for short-haul multi-rate EDET i_i-EDET L1 1 L.
applications. Cko,
GCCO
I. INTRODUCTION
Gated-oscillator (GO) based clock and data recovery Timing:
(CDR) circuits have been used widely in burst-mode EDET
applications mainly due to their fast locking time [1]. In
addition to their fast locking time, GO CDRs benefit from a CKe.,
simple and flexible topology as well as a high jitter =====
tolerance. These properties have made this topology very Not aIgned Aligned clock
suitable for multi-channel, multi-rate CDRs for short-haul clock and and data
applications [2], [3]. data
In this article, after a brief review on GO CDR topology Figure 1. GO CDR topology and its operation timing diagram
and its capability in implementing multi-rate data recovery
systems, the main performance aspects of this topology such As long as the pulse-width ofEDET is wider than 7rs /2
as jitter tolerance (JTOL) and frequency tolerance (FTOL) (T'SC is the oscillation period), it can be ensured that this
will be studied. signal will propagate through the GO and retiming will take
place effectively.
II. GO CDR
B. Multi-Rate Data Recovery
A. Topology The simple and flexible topology of GO CDRs has made
Figure 1 shows the topology of a GO CDR [1]. In this them very suitable for implementing multi-rate data recovery
topology, by each transition on the received data a retiming systems. As predicted in Figure 1, in conventional GO CDRs
signal (EDET) will be produced which forces the oscillator the retiming signal is applied to the first delay stage of the
to restart its oscillation based on the timing determined by GO in each data transition. Therefore, the GO with
this signal. Therefore, as predicted in the timing diagram oscillation period of T will be synchronized to a data
(Figure 1) synchronization of clock and data will take place osc
at a d~~~~~~~~~~~~temwihtmeitr al aT ose= .I this case, any smallat the first data transition. This topology also shows a Stream withtime interval T c=TO. In
wideband jitter transfer characteristic and any jitter on the difference between GO oscillation frequency (f =/TII )
received data will be transferred to the output without and data rate (R = t/Tda. ) results in incorrect sampling and
hence increases the BER (bit error rate).
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CK2 The maximum jitter amplitude, which is a function of
(b) jitter frequency, at which the CDR still operates at a given
DIN BER (usually, BER < 10-12 ), is called jitter tolerance.S,A
CKo S Simulation or analysis of JTOL for a non-linear systemSc like GO CDR is a complicated task. In this section, some
CKi techniques for analysis and modeling this parameter in GO
CK2 CDRs will be presented.
(c)
A. Pure Sinusoidal Input Jitter
Figure 2. (a) Multi-rate GO based clock recovery topology, (b) In presence of input sinusoidal jitter on received data, the
R/lfosc =:1+ 1/3, (c) Rlfosc =: 1-1/3 data rate will be changed as:
Figure 2a shows the modified GO topology in which the c(t) = co + Aco- cos c,t (2)
received data could be recovered correctly as while as: in which o (t) indicates the instantaneous data frequency,
Rlfosc=1 ± k/n (1) jo is the frequency of sinusoidal jitter, c0 is the nominal
in which n is the number of delay stages in GO (here n = 3), data frequency (coo = 2f . R ), and
and kis an integer number (O< k<n). In this topology, Aco=r
-UIPP .j (3)
EDET signal could be applied to each delay stage in GO. here, u.~ is the peak to peak jitter amplitude [5].
Therefore, as long as (1) is satisfied, EDET can be applied in
a predefined sequence to delay stages to keep the received Accordingly, the period of input data will be:
data and clock synchronized. Figures 2b and 2c show two Tdata = 2/co(t) (Figure 3). Therefore, it is possible to
examples in which Rlfosc=+11/3, and R/fosc= 1-1/3, calculate the JTOL based on variations in data period. In
respectively. In the first example, EDET signal will be presence of sinusoidal jitter, the period of data will change
applied to the delay cells by the sequence of SA, Sc, and SB, as:
while for the next one the sequence has been changed to SA,
SB, and Sc. By this approach, the time interval for applying Tdata 2ff/(w0 ± Aw) (4)
the EDET to the GO could be adjusted by the step of Tosc /n* Therefore, to have a correct sampling (ignoring other
types ofjitter) the data edge must be within the time interval
III. JITTER TOLERANCE of: To/2< Tdata <3T0/2. Hence, concerning (5):
Jitter tolerance (JTOL) is one of the most important test Acol/coo < min{1/3,1}, or:
parameters for serial link transceivers especially in short-
haul applications. This parameter is a measure of capability UJpp =0 /(3frf 1). (5)
of a CDR in tolerating the input jitter. JTOL is usually tested Inrn h hne itr hsepeso niae
by adding a sinusoidal jitter (SJ) at given frequency range to. . '
the data stream, which afready includes channel jitter [4]. vr odapoiainfrJO nG oooy
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Figure 4 shows the result of M\ATLAB simulations. As
JTOJL can be seen, although the JTOL has decreased compared to
no (5) or (9), it is still well beyond the standard requirements.
IV. FREQUENCY TOLERANCE
6 , 1Behavioral odin A. Frequency Tolerance Estimation
Based on (5)
- Basedn (9) Unlike in conventional PLL-based CDRs, a frequency
4 JTOL4mask difference can exist between the GO CDR and the incoming
data stream. In practical applications, the data rate is
specified within 4 1 00ppm accuracy. The frequency
0 ==- - tolerance (FTOL), defined as the maximum frequency0 0.05 01 0.15 0.2 0.25 0.3 0.35 difference at which the BER remains lower than a specified
fiitter fOfItter/fo value (usually, BER < 10-12). Ideally, when there is no jitter
Figure 4. Modeled JTOL in presence ofDJ and RJ on received data. Here, on data or clock, the frequency error must be smaller than
RJ=0.015UIrms (normal distribution) and DJ=O.18UIpp (uniform V1 - Jo < o 12n (10)distribution) [4]
It is also possible to use the jitter transfer (JTRAN) where IIT/2ffis thenominal data frequency, k 1/T
function of a CDR to calculate approximately the JTOL. is oscillator frequency (sampling clock), and n indicates the
Based on this approach, to avoid incorrect sampling [6], number of consecutive identical digits (CID). Using 8B1OB
coding: n 5, and hence based on (10): FTOL=10%.
p¢)out - tkn .< 0.51 tkn (6) However, in practice FTOL is less than this value mainly
or approximately: because ofjitter on sampling clock or input data (Figure 5).Or approximately:
JTOL(s)< 0.5/[l- JTRAN(s)] (7) .S(CID)
In a GO CDR, the JTRAN can be approximated by a Din
delay of To/2=Tosc/2, or: Ck
JTRAN(s) e (8) Osillotor mjtter
~time
where T 2,7/wo0 is the nominal data period. Therefore,
IJTOL(jo-)) J= 0.5/1 l-e -jco, To /21 = 0.125/sin(o-jT0/4) (9) t 02n 0*Lk;
This expression is acceptable just for small values or Figure 5. Sampling in presence ofjitter on data and clock and also
frequencies of jitter where the JTRAN can be approximated frequency error (here, n=5)
by (8). Tolerable frequency error for log(BER)--1 2
The calculated JTOL based on (5) and (9) has been 1o
compared to the JTOL mask in Fig. 4. Due to the high
bandwidth of a GO CDR, this topology shows a very good 2%.==
JTOL performance beyond the minimum requirements. _ 4%
E
B. Including the Channel Jitter
To have a more practical estimation of JTOL, channel
jitter must be included in calculations. Channel jitter
generally includes both random (RJ) and deterministic jitter
(DJ) with Gaussian and uniform distribution, respectively.
In this condition,
(10) 103
BER=maxt fPd(r) dr, fPd(r) dr} ( 3.
- ~ 3~To/2 0_ 0
Clock Jitter (11rms)
in which p~ (.) indicates the probability of data transition.
Since analytic evaluation of this expression is difficult, Figure 6. FTOL in presence ofjitter on clock and data. Here,
MVATLAB simulations have been performed to evaluate the RJ=O.O15UIb,S and DJ=O.35UIYp.
BER.
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CID to not more than 5 digits. Therefore, according to Figure
6 and using (12), to have a FTOL of about 700 to tolerate five
consecutive identical bits, thenkA 9.4 x 10-8. This criterion
can be used to determine the bias condition and hence the
sizing of transistors in each delay cell. Frequency stability
and timing jitter are the two most important specifications of
the oscillator in a GO topology. Timing jitter of ring
'77 I 1 oscillators, or its frequency domain analogy phase noise, has
been extensively studied in [7], [8].
(a) = =] SSV. SILICON IMPLEMENTATION
Exploiting the high JTOL of GO CDRs and their other
specifcations ort-hau app ication, an -canne cloc
P350 and data recovery system based on this topology has been
implemented in a standard 0.18tm CMOS technology
(Figure 7a). To achieve an acceptable FTOL, bias current of
transistors and so the device sizing has been chosen based on
0 d.cade u....,.1the methodology described in previous section [3]. Initial
measurement results show a very stable operation and
_____ 1i v Tvcorrect data retiming even in presence of frequency error(Figure 7b).
_ -16 eade VI. CONCLUSION
(b) In this article, some of the main performance aspects of
Figure 7. (a) Mask layout of the proposed GO-based CDR used to GO CDRs such as JTOL and FTOL have been studied.
implement an 8-channel clock and data recovery system implemented in a Analyses approved by behavioral modeling show that GO
0.18um standard CMOS technology (including the two 50Q output CDRs show a very good JTOL makes them a good choice
buffers), (b) measured eye diagram and bath tube curve showing a good for short-haul applications. Meanwhile, to have an
eye opening acceptable FTOL, the ring oscillator in this topology must be
Regarding Fig. .the probabilityfindesigned carefully to show very low jitter accumulation. Adesign methodology to achieve the desired jitter spec for this
oscillator has been introduced, and successfully applied to
BER JfPU() (JfPd(q) dq)- dr (11) the design ofan 8-channel CDR circuit.
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